

Atomic Layer Deposition

Elżbieta Guzewicz


Institute of Physics, Polish Academy of Sciences

Outline

- ✓ Atomic Layer Deposition – a little old and new history
- ✓ Introduction to ALD (process principles, advantages/disadvantages)
- ✓ Experimental issues – process optimization, type of reactors
- ✓ Examples - semiconducting (ZnO, ZnSe) and dielectric (Al_2O_3 , HfO_2) films
- ✓ Applications
- ✓ Summary

ALD - history

- ✓ Invented in 1977 by Suntola (Finland) for large area Thin Films Electroluminescent (TFEL) displays
- ✓ Previously called Atomic Layer Epitaxy (ALE)
- ✓ Used for monocrystalline, polycrystalline and amorphous films growth (III-V and II-VI compounds like ZnS and ZnSe)



Thin Films Electroluminescent (TFEL) displays

The world's first EL billboard
Canada



T. Suntola and J. Antson, US Patent 4 058 430 (1977)

- Thin Films Electroluminescent (TFEL) Displays – origin in 1910, but commercially viable in 1980s
- Mechanism – radiative recombination of electrons or holes, which are separated as a result of doping to form a p-n junction (LED) or through excitation by impact of high energy electrons accelerated by strong electric field (phosphors)
- TFEL displays – particularly useful in applications where speed, brightness, high contrast, and a wide angle of vision is needed

Moore's Law


miniaturization in electronics

Moore's Law: The number of transistors on microchips doubles every two years.

Moore's law describes the empirical regularity that the number of transistors on integrated circuits doubles approximately every two years. This advancement is important for other aspects of technological progress in computing – such as processing speed or the price of computers.

Our World
in Data



Transistor count



Data source: Wikipedia (wikipedia.org/wiki/Transistor_count)
OurWorldInData.org – Research and data to make progress against the world's largest problems.
Licensed under CC-BY by the authors Hannah Ritchie and Max Roser.

www. wikipedia.org

Number of transistors in one integrated circuit will be doubled every 18-24 months
(quicker and cheaper computers)




Gordon Moore (1929)
Co-founder of **Intel Corporation**

Paper „Cramming more components onto integrated circuits” (Electronics Magazine, 1965) – predicted personal computers and mobile technology



Moore's Law

miniaturization in electronics

Dennard 1974



Intel 2005



<http://electronics360.globalspec.com/article/5417/how-moore-s-law>

Number of transistors in one integrated circuit:

Processor	Year	No transistors
4004(first Intel chip)	1971	2300
8086	1978	29 000
286	1982	134 000
Intel486	1989	1 200 000
Pentium III	1999	9 500 000
Pentium 4	2000	42 000 000
Penryn	2007	410 000 000

Technologies:

Processor	Year	Technology
Pentium	1993	800 nm
Pentium III	1999	250 nm
Pentium 4	2002	130 nm
Pentium D	2005	90 nm
Core 2 Duo	2006	65 nm
Penryn	2007	45 nm
(Core 2 Duo new generation)		
Intel® Core™ i7-5775R Processor	2015	14 nm
Intel	2018	10 nm
AMD		7 nm

First transistor - 16 .12.1947
Bell Telephone Laboratories
Bardeen, Brattain & Shockley
Nobel Prize 1956




http://www.porticus.org/bell/belllabs_transistor.html



First transistor
radio (1954)
Based on 4
transistors...

1 transistor in 1954 – 2.5\$
2010 – more than million
transistors = 1\$


Miniaturization in electronics



MOSFET = Metal-Oxide Semiconductor Field-Effect Transistor

Si/SiO₂ technology

- Physical gate length:
- Electrical channel length:
- **Gate oxide thickness:**
- Operating voltage:



1974

2005
65 nm node

> 1.0 μm	35 nm
1.0 μm	< 20 nm
35 nm	1.2 nm
4.0 V	1.2 V


Problems with gate leakage !

Problems with high-k oxides:

- ϵ value for thin films is usually lower than for the same bulk material
- to maintain high ϵ high-k oxide layer (ZrO₂, HfO₂) should be densely packed, uniform & with low defect density
- high-k oxide films deposited with conventional methods used in CMOS technology did not fulfilled the requirements...

Breakthrough:


In 2007 Intel announced that their 45 nm generation processors include a **high-k HfO₂ gate dielectric made by Atomic Layer Deposition (ALD)**



$$V = Q \cdot d / \epsilon \cdot A$$

Low voltage + lower thickness
→ ϵ should be increased !

High-k gate oxides



High-k dielectrics were introduced:

- improved gate coupling ratio
- reduced parasitic coupling
- smoother morphology (easier integration)

High-k oxides

- ✓ In 2007 Intel announced that their 45 nm generation processors include a high-k HfO_2 gate dielectric made by Atomic Layer Deposition (ALD)
- ✓ ALD guarantees flat, conformal, uniform films with reproducible thickness, low stress, uniform stoichiometry and low defect density
- ✓ A major driving force for the recent ALD interest is the prospective seen for ALD in scaling down microelectronic devices.
- ✓ SiO_2 replaced by HfO_2 – important consequences, because the main advantage of Si was native oxide SiO_2 !
- ✓ Because of native oxide Si was used in electronics instead of Ge, which has better electrical properties (higher hole mobility)

*„The biggest change in transistor technology in 40 years“
Gordon Moore*



Germanium based radio






Outline

- ✓ Atomic Layer Deposition – a little old and new history
- ✓ Introduction to ALD (process principles, advantages/disadvantages)
- ✓ Experimental issues – process optimization, type of reactors
- ✓ Examples - semiconducting (ZnO, ZnSe) and dielectric (Al_2O_3 , HfO_2) films
- ✓ Applications
- ✓ Summary

ALD → sequential growth process

chemical **reaction between two reagents**

→ precursor 1 → purging → precursor 2 → purging →



→TMA→ N_2 → H_2O → N_2 →TMA→
 N_2 → H_2O → N_2 → TMA→ N_2 →
 H_2O → N_2 →

In the ideal ALD cycle only one monolayer (ML) of the deposited material is created. **Thickness of the growing film is proportional to the number of cycles** → very thin layers can be obtained repetitively and with high accuracy.

Usually in a real ALD process less than 1 ML/cycle is created (steric hindrance effect), but thickness always scales with a number of cycles.

Very slow growth process!

ALD guarantees flat, conformal, uniform films with reproducible thickness, low stress, uniform stoichiometry and low defect density

- ▶ perfect thickness control
- ▶ low growth temperature
- ▶ uniform coverage
- ▶ large substrates
- ▶ low growth rate


Atomic Layer Deposition vs Chemical Vapor Deposition

Both CVD and ALD are based on chemical **reaction between two reagents (precursors)**, but:

ALD → sequential process

→ precursor 1 → purging → precursor 2 → purging →

No reaction inside the chamber!




www.asm.com/technology/key-technologies/atomic-layer-deposition

Surface should be saturated during each half-reaction → **growth is self-limiting**, so its homogeneity does not depend on the constancy of the flow of reactants in space and time

CVD → continuous process



Reaction takes place inside the chamber!



<https://www.mksinst.com/n/cvd-physics>

For homogeneous growth, the stream of reactants should be constant in space and time

Atomic Layer Deposition vs Physical Vapor Deposition



PVD → based on physisorption ($T_G < T_{\text{source}}$); continuous growth, thickness gradient

ALD → based on chemisorption ($T_G > T_{\text{precursor}}$); self-limiting reactions, uniform growth

MBE, CVD, PVD → the growth is controlled by the flux of reagents

ALD → the growth is controlled by the surface of the growing film

J. Appl. Phys. 97, 121301 (2005)







FIG. 2. Schematic illustration of one ALD reaction cycle.





ALD surface half-reactions







DEZn phase:



Water phase





Synthesis



Langmuir model $\rightarrow$ chemical absorption and desorption processes

Chemical exchange





J. Ren, Appl. Surf. Sci. 255 (2009) 5742

ALD → covering of developed surfaces

Self-limiting growth process leads to uniform covering of every surface, even with highly developed morphology (aspect ratio up to 100)

Aspect ratio = depth/diameter






Amorphous Al_2O_3 by ALD
University of Helsinki

ZnTe–ZnO core-shell radial heterostructures grown by the combination of molecular beam epitaxy and atomic layer deposition

E. Janik¹, A. Wachnicka¹, E. Guziewicz², M. Godlewski³, S. Kret¹, W. Zaleszczyk¹, E. Dynowska¹, A. Prenz², G. Karczewski² and T. Wojtowicz²


¹Institute of Physics, Polish Academy of Sciences, alga Łukasiewicza 53/66, 03-400 Warszawa, Poland
²Institute of High Pressure Physics (CNRS/ISS), Polish Academy of Sciences, alga Indrzejewska 29/37, 01-142 Warszawa, Poland



ALD → low deposition temperature

ALD → 100-300°C, CVD → 500-600°C

Organic electronics
hybrid organic-inorganic devices



$T < 200^\circ\text{C}$


- light weight, mechanically flexible, transparent, low costs
- new applications: smart windows, electronic paper, printed electronics, flexible display...

Organic electronics

- Low thermal & mechanical stability
- Low carrier mobility
- Inorganic partner needed; low temperature processing

Growth of crystals and epitaxial structures, 12.04.2022

3D memories
Back End Of Line (BEOL) technology





$T < 350^\circ\text{C}$

BEOL architecture (3 dimensional) → bottom metallization semiconductor deposition and after dopant activation **after** metallization

IV group (Si, Ge) and III-V semiconductors excluded
due to the high thermal budget

CMOS technology ~ up to **1000°C**

ALD → possible deposition on large substrates



Solar cells applications!




Figure 1. Scanning electron micrograph of wet-chemically etched silicon nanowires. (Source: the Photo credit to the source at right)




Figure 2. Schematic of the solar cell fabrication process: The SiNWs are coated by the tunneling barrier material and subsequently by the AZO contact layer. (Source: the Photo credit to the source at right)



Outline

- Atomic Layer Deposition – a little old and new history
- Introduction to ALD (process principles, advantages/disadvantages)
- Experimental issues – process optimization, type of reactors
- Examples - semiconducting (ZnO , ZnSe) and dielectric (Al_2O_3 , HfO_2) films
- Applications
- Summary

Type of chemical reactions


- ✓ Synthesis → two elemental precursors
- ✓ Single exchange chemical reaction → elemental + chemical compound
- ✓ Double exchange chemical reaction → two compounds

Every kind of ALD process requires specific growth temperature and can provide material with different properties

ZnS


1) Synthesis

precursors: zinc and sulphur:




2) Single exchange

precursors: zinc Zn and hydrosulphide



3) Double exchange


precursors: zinc chloride ZnCl_2 and hydrogen sulfide H_2S



ZnO


1) Precursors: zinc chloride ZnCl_2 and H_2O

(double exchange)




2) Precursors: zinc acetate $\text{Zn}(\text{CH}_3\text{COO})_2$ and H_2O

(double exchange)




3) dimethyl zinc $\text{Zn}(\text{CH}_3)_2$ and H_2O

(double exchange)




4) diethylzinc $\text{Zn}(\text{C}_2\text{H}_5)_2$ and H_2O

(double exchange)



5) zinc Zn and oxygen O

(synthesis)



Type of chemical reactions and ALD window

ZnO


- $\text{ZnCl}_2 + \text{H}_2\text{O}$ 430°C-500°C, epitaxial films
- $\text{Zn}(\text{CH}_3\text{COO})_2 + \text{H}_2\text{O}$ 300°C-360°C, polycrystalline growth
- $\text{Zn}(\text{C}_2\text{H}_5)_2 + \text{H}_2\text{O}$ 60°C-300°C, epitaxial growth from 250°C
- $\text{Zn}(\text{CH}_3)_2 + \text{H}_2\text{O}$ 30°C-300°C, polycrystalline growth

ALD window → specific to the particular chemical exchange reaction

ALD growth window


→ GPC does not depend on growth temperature

GPC = Growth per Cycle



ALD growth window for ZnO:
 $\text{Zn}(\text{C}_2\text{H}_5)_2 + \text{H}_2\text{O} \rightarrow \text{ZnO} + 2\text{C}_2\text{H}_6$


ALD window



ZnO

ALD window: 100°C-160°C


GPC ~ 1.8 Å/c



HfO₂

ALD window: 130°C-140°C


GPC ~ 1.4 Å/c



Al₂O₃


ALD window: 180°C-220°C

GPC ~ 1.0 Å/c



- ✓ D1 → volume condensation
- ✓ D2 → activation energy not reached
- ✓ O1 → perfect growth (1 ML/cycle)
- ✓ O2 → saturation of the surface reaction occurs with a partial monolayer
- ✓ O3 → saturation density decreases with increasing temperature (characteristic of non-oriented surfaces; polycrystalline or amorphous materials)
- ✓ G1 → volume condensation (reagent decomposes into non-volatile products)
- ✓ G2 → the layer formed is not very stable and evaporates

ALD process modeling



- ✓ DEZn pulsing time
- ✓ DEZn purging time
- ✓ Water pulsing time
- ✓ Water purging time
- ✓ Growth temperature
- ✓ Precursor's temperature

~ 20⁵ possibilities !

Point defects concentration exponentially increase with deposition temperature:



$$n(T) \cong N_0 e^{-E_D/k_B T}$$

$$E_D = 1 \text{ eV}$$

$$T = 300\text{K} \rightarrow 10^9$$

$$T = 1000\text{K} \rightarrow 5 \cdot 10^{18}$$

Low temperature growth limits point defects formation



Precursors doses (pulsing time)

The density of molecules in gas can be expressed as

$$\rho_N = \frac{p_R}{kT} \quad (m^{-3})$$

where p_R – partial pressure of the reagent in the source, k – Boltzmann constant, T – temperature

The required dose of reagent, N , can be expressed in terms of partial pressure and volume





$$\frac{p_R V}{kTu} = Aa_s$$

where V (m^3) is the volume of the gas dose containing the reactant at partial pressure p_R , A (m^2) – substrate area, a_s (molecules/ m^2) – monolayer surface saturation density, u – material consumption factor (usually 0.1 – 0.8), or in a sense of reaction time and mass flow:

$$t = 2.23 \times 10^{-21} \frac{Aa_s}{Fu} \quad (s)$$

F – reagent mass flow

The typical saturation density of the monolayer surface ranges from 0.5×10^{19} till $1.5 \times 10^{19} / m^2$.




S. Gieraltowska, PhD thesis




Growth temperature

ZnO by ALD – structural properties


- $T_G = 100, 130, 160$ and $200^\circ\text{C} \rightarrow$ polycrystalline films
- As grown and annealed films (O_2 , RTP, 3 min., 800°C)
- Thickness ~ 900 nm (6.000 cycles)





E. Przedziecka, E. Guzewicz, D. Jarosz, et al.,
J. Applied Physics (2021)



TEM measurements
Piotr Dłużewski, IF PAN





E. Guzewicz et al., **J. Appl. Phys.** **103**, 033515 (2008)
T. Krajewski et al., **Microelectronics J.** **40**, 293 (2009)



E. Guzewicz et al., **Semiconductor Science & Technology** **27**, 074011 (2012)


Growth temperature

ZnO by ALD – epitaxial growth




$T_G = 300^\circ\text{C}$

XRD - A. Wierzbicka




ZnSe films for TFEL displays



- Precursors (reactants): elemental Zn and Se
 $\text{Zn} + \text{Se} \rightarrow \text{ZnSe}$
- Substrate: GaAs(100) n-type
- Growth temperature 430°C; epitaxial growth (XRD)






1.1 μm



570 nm



Atomic Force Microscopy (AFM) → ordered surface with pyramidal pits of the same orientation




Result → Mixing of ZnSe/GaAs PL bands give white color light

Ternary alloys and doping


Conductive AZO films

- AlZnO = AZO
- Al doping → Al precursor (Trimethylaluminum, TMA) introduced alternatively with Zn precursor (DEZn)




Al concentration: 0% - 8% (EDS)



$$c = (x + y) \cdot z$$



XRD results: lattice parameters scales with Al content



G. Luka, PhD thesis



SIMS results: uniform distribution of Al




High-k oxides

Precursors:


Oxygen – H_2O – deionized water;

Hafnium – **TDMAH** – tetrakis(dimetyloamido)hafnium(IV);

Aluminum – **TMA** – trimethylaluminum.



$$T_G = 60^\circ\text{C} - 240^\circ\text{C}$$




Porównanie wyglądu powierzchni z obrazów AFM próbek osadzanych przy parametrach procesu różniących się jedynie temperaturami osadzania warstw






S. Gierałowska, PhD thesis

$\text{Al}_2\text{O}_3:\text{HfO}_2$ composite layers - surface morphology

TEM BF



ALD reactors




F-120, Microchemistry, Finland

Commercial ALD reactors







ALD reactors P400, Planar Systems

Special ALD reactors



www.researchgate.net/figure/Color-online-a-Schematic-drawing-of-the-spatial-ALD-concept

ALD → self-limiting growth



- Sequential deposition process:
- Precursors meet only on the surface, so can be more reactive than in Chemical Vapor Deposition (CVD) → possibility of **low deposition temperature** (3D memories, organic substrates)
- surface-related chemical reaction → possibility **to cover substrates of irregular shape** and highly developed morphology
- Self-limited growth process → for established ALD parameters (pulsing and purging times and temperature) thickness of the growing films scales with the number of ALD cycles (**thickness control in the nm scale**)
- Quality of growing films does not depend on spatial and temporal uniformity of precursors' flow (different than in case of CVD or MBE) → possibility to apply low volatility precursors, **possible large substrates**
- Possibility of using different reagents and different types of chemical reactions (synthesis, single or double chemical exchange) → **possibility to adjust the ALD process to our needs**

ALD applications and future

Last years we observe a booming interest in ALD, because:

- the prospective seen for ALD in **scaling down microelectronic devices**.
- ALD has proven essential to create gate dielectrics (materials: HfO_2 , ZrO_2 , Al_2O_3) on device substrates without native oxides, such as GaAs/AlGaAs heterostructures, organic transistors, nanotubes and many more.
- transition-metal nitrides (e.g. TiN, TaN, WN) for Cu interconnect barriers
- noble metals for **ferroelectric random access memory** (FRAM) and DRAM capacitor electrodes
- Cu interconnects and W plugs, or at least Cu seed layers for Cu electrodeposition and W seeds for W CVD